

programmable devices; logic devices; gate arrays; ASICs (application specific integrated circuits); and microprocessors. The present invention is further suitable for use in any system or systems which employ such devices types.

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention. For instance, the address path circuitry shown in the figures is but one example of how the circuitry and methodology of the present invention may be implemented.

What is claimed is:

1. A method of internally controlling a clock signal of an integrated circuit device such that a data path of the integrated circuit device is initialized in a test mode, comprising the steps of:

upon a power-up condition in the test mode of the integrated circuit device forcing the clock signal of the integrated circuit device to a first logic state, thereby causing a master element of the integrated circuit device to load in first data and to conduct; and

upon completion of the power-up condition forcing the clock signal of the integrated circuit device to a second logic state, thereby latching in the first data to the master element and causing a slave element of the integrated circuit device to load in second data generated by the master element and to conduct.

2. The method of claim 1, wherein the first logic state is a low logic state and the second logic state is a high logic state.

3. The method of claim 1, wherein the power-up condition of the integrated circuit device is controlled by a power-on-reset signal of the integrated circuit device.

4. The method of claim 3, wherein the power-on-reset signal is an internally generated signal which changes logic state once a threshold value of a positive power supply is passed as the positive power supply rises.

5. The method of claim 1, wherein the clock signal of the integrated circuit device is an external clock signal of the integrated circuit device or a derivative signal of the external clock signal.

6. The method of claim 1, wherein the master element of the integrated circuit device is a master latch element and the slave element is a slave latch element.

7. The method of claim 1, wherein the master element of the integrated circuit device is a master flip-flop element and the slave element is a slave flip-flop element.

8. The method of claim 1, wherein upon the power-up condition of the integrated circuit device, the clock signal is internally clocked.

9. The method of claim 1, wherein when the master element is conducting the slave element does not conduct and when the slave element is conducting the master element does not conduct.

10. The method of claim 1, wherein the test mode is entered upon the power-up condition of the integrated circuit device.

11. The method of claim 1, wherein the data path is an address path.

12. The method of claim 1, wherein in the test mode the integrated circuit device is tested at a voltage above a normal operating voltage of the integrated circuit device.

13. The method of claim 12, wherein the clock signal is tested in both the first logic state and the second logic state at the voltage.

14. The method of claim 1, wherein the integrated circuit device is a synchronous clocked device.

15. The method of claim 1, wherein conduction of the master element and conduction of the slave element initializes an address path of the integrated circuit device such that a plurality of columns and a plurality of rows of the integrated circuit device are not selected.

16. The method of claim 1, wherein conduction of the master element and conduction of the slave element initial-

17. The method of claim 1, wherein conduction of the master element and conduction of the slave element initializes a data path of the integrated circuit device such that a plurality of columns and a plurality of rows of the integrated circuit device are not selected.

izes an address path of the integrated circuit device such that a plurality of columns and a plurality of rows of the integrated circuit device are selected.

17. The method of claim 16, wherein a plurality of bitlines true of the integrated circuit device are held at a first voltage level and a plurality of bitlines complement of the integrated circuit device are held at a second voltage level.

* * * * *

Cell A
Cell B

Cell A
Cell B
Cell C
Cell D
Cell E
Cell F
Cell G
Cell H
Cell I
Cell J
Cell K
Cell L
Cell M
Cell N
Cell O
Cell P
Cell Q
Cell R
Cell S
Cell T
Cell U
Cell V
Cell W
Cell X
Cell Y
Cell Z
Cell AA
Cell AB
Cell AC
Cell AD
Cell AE
Cell AF
Cell AG
Cell AH
Cell AI
Cell AJ
Cell AK
Cell AL
Cell AM
Cell AN
Cell AO
Cell AP
Cell AQ
Cell AR
Cell AS
Cell AT
Cell AU
Cell AV
Cell AW
Cell AX
Cell AY
Cell AZ
Cell BA
Cell BB
Cell BC
Cell BD
Cell BE
Cell BF
Cell BG
Cell BH
Cell BI
Cell BJ
Cell BK
Cell BL
Cell BM
Cell BN
Cell BO
Cell BP
Cell BQ
Cell BR
Cell BS
Cell BT
Cell BU
Cell BV
Cell BW
Cell BX
Cell BY
Cell BZ
Cell CA
Cell CB
Cell CC
Cell CD
Cell CE
Cell CF
Cell CG
Cell CH
Cell CI
Cell CJ
Cell CK
Cell CL
Cell CM
Cell CN
Cell CO
Cell CP
Cell CQ
Cell CR
Cell CS
Cell CT
Cell CU
Cell CV
Cell CW
Cell CX
Cell CY
Cell CZ
Cell DA
Cell DB
Cell DC
Cell DD
Cell DE
Cell DF
Cell DG
Cell DH
Cell DI
Cell DJ
Cell DK
Cell DL
Cell DM
Cell DN
Cell DO
Cell DP
Cell DQ
Cell DR
Cell DS
Cell DT
Cell DU
Cell DV
Cell DW
Cell DX
Cell DY
Cell DZ
Cell EA
Cell EB
Cell EC
Cell ED
Cell EE
Cell EF
Cell EG
Cell EH
Cell EI
Cell EJ
Cell EK
Cell EL
Cell EM
Cell EN
Cell EO
Cell EP
Cell EQ
Cell ER
Cell ES
Cell ET
Cell EU
Cell EV
Cell EW
Cell EX
Cell EY
Cell EZ
Cell FA
Cell FB
Cell FC
Cell FD
Cell FE
Cell FF
Cell FG
Cell FH
Cell FI
Cell FJ
Cell FK
Cell FL
Cell FM
Cell FN
Cell FO
Cell FP
Cell FQ
Cell FR
Cell FS
Cell FT
Cell FU
Cell FV
Cell FW
Cell FX
Cell FY
Cell FZ
Cell GA
Cell GB
Cell GC
Cell GD
Cell GE
Cell GF
Cell GG
Cell GH
Cell GI
Cell GJ
Cell GK
Cell GL
Cell GM
Cell GN
Cell GO
Cell GP
Cell GQ
Cell GR
Cell GS
Cell GT
Cell GU
Cell GV
Cell GW
Cell GX
Cell GY
Cell GZ
Cell HA
Cell HB
Cell HC
Cell HD
Cell HE
Cell HF
Cell HG
Cell HH
Cell HI
Cell HJ
Cell HK
Cell HL
Cell HM
Cell HN
Cell HO
Cell HP
Cell HQ
Cell HR
Cell HS
Cell HT
Cell HU
Cell HV
Cell HW
Cell HX
Cell HY
Cell HZ
Cell IA
Cell IB
Cell IC
Cell ID
Cell IE
Cell IF
Cell IG
Cell IH
Cell II
Cell IJ
Cell IK
Cell IL
Cell IM
Cell IN
Cell IO
Cell IP
Cell IQ
Cell IR
Cell IS
Cell IT
Cell IU
Cell IV
Cell IW
Cell IX
Cell IY
Cell IZ
Cell JA
Cell JB
Cell JC
Cell JD
Cell JE
Cell JF
Cell JG
Cell JH
Cell JI
Cell JJ
Cell JK
Cell JL
Cell JM
Cell JN
Cell JO
Cell JP
Cell JQ
Cell JR
Cell JS
Cell JT
Cell JU
Cell JV
Cell JW
Cell JX
Cell JY
Cell JZ
Cell KA
Cell KB
Cell KC
Cell KD
Cell KE
Cell KF
Cell KG
Cell KH
Cell KI
Cell KJ
Cell KK
Cell KL
Cell KM
Cell KN
Cell KO
Cell KP
Cell KQ
Cell KR
Cell KS
Cell KT
Cell KU
Cell KV
Cell KW
Cell KX
Cell KY
Cell KZ
Cell LA
Cell LB
Cell LC
Cell LD
Cell LE
Cell LF
Cell LG
Cell LH
Cell LI
Cell LJ
Cell LK
Cell LL
Cell LM
Cell LN
Cell LO
Cell LP
Cell LQ
Cell LR
Cell LS
Cell LT
Cell LU
Cell LV
Cell LW
Cell LX
Cell LY
Cell LZ
Cell MA
Cell MB
Cell MC
Cell MD
Cell ME
Cell MF
Cell MG
Cell MH
Cell MI
Cell MJ
Cell MK
Cell ML
Cell MM
Cell MN
Cell MO
Cell MP
Cell MQ
Cell MR
Cell MS
Cell MT
Cell MU
Cell MV
Cell MW
Cell MX
Cell MY
Cell MZ
Cell NA
Cell NB
Cell NC
Cell ND
Cell NE
Cell NF
Cell NG
Cell NH
Cell NI
Cell NJ
Cell NK
Cell NL
Cell NM
Cell NN
Cell NO
Cell NP
Cell NQ
Cell NR
Cell NS
Cell NT
Cell NU
Cell NV
Cell NW
Cell NX
Cell NY
Cell NZ
Cell OA
Cell OB
Cell OC
Cell OD
Cell OE
Cell OF
Cell OG
Cell OH
Cell OI
Cell OJ
Cell OK
Cell OL
Cell OM
Cell ON
Cell OO
Cell OP
Cell OQ
Cell OR
Cell OS
Cell OT
Cell OU
Cell OV
Cell OW
Cell OX
Cell OY
Cell OZ
Cell PA
Cell PB
Cell PC
Cell PD
Cell PE
Cell PF
Cell PG
Cell PH
Cell PI
Cell PJ
Cell PK
Cell PL
Cell PM
Cell PN
Cell PO
Cell PP
Cell PQ
Cell PR
Cell PS
Cell PT
Cell PU
Cell PV
Cell PW
Cell PX
Cell PY
Cell PZ
Cell QA
Cell QB
Cell QC
Cell QD
Cell QE
Cell QF
Cell QG
Cell QH
Cell QI
Cell QJ
Cell QK
Cell QL
Cell QM
Cell QN
Cell QO
Cell QP
Cell QQ
Cell QR
Cell QS
Cell QT
Cell QU
Cell QV
Cell QW
Cell QX
Cell QY
Cell QZ
Cell RA
Cell RB
Cell RC
Cell RD
Cell RE
Cell RF
Cell RG
Cell RH
Cell RI
Cell RJ
Cell RK
Cell RL
Cell RM
Cell RN
Cell RO
Cell RP
Cell RQ
Cell RR
Cell RS
Cell RT
Cell RU
Cell RV
Cell RW
Cell RX
Cell RY
Cell RZ
Cell SA
Cell SB
Cell SC
Cell SD
Cell SE
Cell SF
Cell SG
Cell SH
Cell SI
Cell SJ
Cell SK
Cell SL
Cell SM
Cell SN
Cell SO
Cell SP
Cell SQ
Cell SR
Cell SS
Cell ST
Cell SU
Cell SV
Cell SW
Cell SX
Cell SY
Cell SZ
Cell TA
Cell TB
Cell TC
Cell TD
Cell TE
Cell TF
Cell TG
Cell TH
Cell TI
Cell TJ
Cell TK
Cell TL
Cell TM
Cell TN
Cell TO
Cell TP
Cell TQ
Cell TR
Cell TS
Cell TT
Cell TU
Cell TV
Cell TW
Cell TX
Cell TY
Cell TZ
Cell UA
Cell UB
Cell UC
Cell UD
Cell UE
Cell UF
Cell UG
Cell UH
Cell UI
Cell UJ
Cell UK
Cell UL
Cell UM
Cell UN
Cell UO
Cell UP
Cell UQ
Cell UR
Cell US
Cell UT
Cell UY
Cell UZ
Cell VA
Cell VB
Cell VC
Cell VD
Cell VE
Cell VF
Cell VG
Cell VH
Cell VI
Cell VJ
Cell VK
Cell VL
Cell VM
Cell VN
Cell VO
Cell VP
Cell VQ
Cell VR
Cell VS
Cell VT
Cell VY
Cell VZ
Cell WA
Cell WB
Cell WC
Cell WD
Cell WE
Cell WF
Cell WG
Cell WH
Cell WI
Cell WJ
Cell WK
Cell WL
Cell WM
Cell WN
Cell WO
Cell WP
Cell WQ
Cell WR
Cell WS
Cell WT
Cell WY
Cell WZ
Cell XA
Cell XB
Cell XC
Cell XD
Cell XE
Cell XF
Cell XG
Cell XH
Cell XI
Cell XJ
Cell XK
Cell XL
Cell XM
Cell XN
Cell XO
Cell XP
Cell XQ
Cell XR
Cell XS
Cell XT
Cell XU
Cell XV
Cell XW
Cell XX
Cell XY
Cell XZ
Cell YA
Cell YB
Cell YC
Cell YD
Cell YE
Cell YF
Cell YG
Cell YH
Cell YI
Cell YJ
Cell YK
Cell YL
Cell YM
Cell YN
Cell YO
Cell YP
Cell YQ
Cell YR
Cell YS
Cell YT
Cell YU
Cell YV
Cell YW
Cell YX
Cell YY
Cell YZ
Cell ZA
Cell ZB
Cell ZC
Cell ZD
Cell ZE
Cell ZF
Cell ZG
Cell ZH
Cell ZI
Cell ZJ
Cell ZK
Cell ZL
Cell ZM
Cell ZN
Cell ZO
Cell ZP
Cell ZQ
Cell ZR
Cell ZS
Cell ZT
Cell ZU
Cell ZV
Cell ZW
Cell ZX
Cell ZY
Cell ZZ